Other links:
Other links:
Assistant Professor, Computer Science, Ashoka University
Ph.D. IIT Kharagpur
Soumyadip Bandyopadhyay is an Assistant Professor in the Department of Computer Science at Ashoka University. His research interests span Formal Methods, Software Engineering, Artificial Intelligence, and Large Language Models (LLMs). His current research focuses on formal verification, AI-assisted software engineering, and developing trustworthy AI systems.
He received his Ph.D. from IIT Kharagpur, specializing in Formal Methods and Software Engineering. His professional journey began with a Postdoctoral Research Fellowship at the Hasso Plattner Institute, Germany, followed by an appointment as an Assistant Professor at BITS Pilani, K. K. Birla Goa Campus. He subsequently joined NVIDIA as a Senior Formal Verification Engineer, where he worked on data path verification using VC Formal and JasperGold. Later, he served as a Research Scientist at the ABB Corporate Research Center, India, where his research focused on PLC program verification, validation of Generative AI outputs, and LLM-driven software engineering. His research aims to bridge formal methods and artificial intelligence to build safe, reliable, and sustainable software systems for industrial and cyber-physical applications.
Beyond his academic and research pursuits, he enjoys following world politics, listening to folk music, writing poetry, and performing recitations.
1. Soumyadip Bandyopadhyay and S. Sarkar, “Antarbhukti: Verifying Correctness of PLC Software during System Evolution”, ATVA 2025
2.Soumyadip Bandyopadhyay and R. Jetley, “Pn4PLC: Verification of Software Upgrade for PLC Code”, FSE 2025
3. R. Mittal, D. Blouin, A. Bhobe and Soumyadip Bandyopadhyay, “Solving the Instance Model-View Update Problem in AADL”, MODELS 2022
4. Soumyadip Bandyopadhyay, D. Sarkar, C. Mandal, H. Giese, “Translation Validation of Coloured Petri Net Models of Programs on Integers”, Acta Informatica, Vol.59, Issue:3, pp.725–759.
5. Soumyadip Bandyopadhyay, S. Sarkar, D. Sarkar, C. Mandal, “SamaTulyata, An Efficient Path Based Equivalence Checking Tool”, ATVA 2017
1.Finalist — Process Automation Hackathon 2024
2.Best Paper Award — ICSOFT 2021
3.Selected in 7th Heidelberg Laureate Forum (HLF) — Top 50 Young Researcher in CS
4.TCS Innovation Lab Research Fellowship, 2012
OS Lab (Ashoka University), Compiler Construction (BITS Goa), POPL (BITS Goa), Theory of Computation (BITS Goa), Computer Architecture (WILP BITS Goa)
